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Despite much anticipation of valleytronics as a candidate to replace the ageing CMOS-based
information processing, its progress is severely hindered by the lack of practical ways to manipulate
valley polarization all-electrically in an electrostatic setting. Here we propose a class of all-electric-
controlled valley filter, valve and logic gate based on the valley-contrasting transport in a merging
Dirac cones system. The central mechanism of these devices lies on the pseudospin-assisted quantum
tunneling which effectively quenches the transport of one valley when its pseudospin configuration
mismatches that of a gate-controlled scattering region. The valley polarization can be abruptly
switched into different states and remains stable over semi-infinite gate-voltage windows. Colossal
tunneling valley-pseudo-magnetoresistance ratio of over 10,000% can be achieved in a valley-valve
setup. We further propose a valleytronic-based logic gate capable of covering all 16 types of two-
input Boolean logics. Remarkably, the valley degree of freedom can be harnessed to resurrect logical-
reversibility in two-input universal Boolean gate. The (2+1) polarization states – two distinct valleys
plus a null polarization – re-establish one-to-one input-to-output mapping, a crucial requirement
for logical-reversibility, and significantly reduce the complexity of reversible circuits due to the
built-in nature of valley degree of freedom. Our results suggest that the synergy of valleytronics
and digital logics may provide new paradigms for valleytronic-based information processing and
reversible computing.
I. INTRODUCTION
Valleytronics is an emerging device concept1–3 based
on the manipulation of valley degree of freedom in cer-
tain condensed matter systems such as semiconductor
quantum well4, silicon5, bismuth6, diamond7, carbon
nanotube8, graphene9, Dirac semimetal10 and transition
metal dichalcogenide (TMD) monolayer11. In these ma-
terials, electrons can populate multiple low energy states
that are well separated in momentum-space, known as
valley. The electron’s ‘valley address’, or the valley de-
gree of freedom, provides an additional quantum index
which can be harnessed for new paradigm of classical and
quantum information processing12. Valleytronics, along-
side with spintronics13, photonics and plasmonics14, has
been proposed as a candidate system to replace the aging
CMOS technology15.
Despite recent success in optical manipulation of val-
ley in TMDs11,16, the experimental progress of generat-
ing valley polarization via d.c. approach remains stag-
nant due to the lack of practical valley filter – a de-
vice that produces valley-polarized current. In general,
valley filters can be classified into two types: (i) gauge-
field-based (GF); and (ii) electrostatic-field-based (EF).
GF filter17–32 utilizes an external magnetic field and/or
a pseudo-magnetic field induced by mechanically strain-
ing the crystal33 to break the valley transport symme-
try whereas EF filter mostly relies on energy filtering
in properly designed nanostructures1,34,35 or by form-
ing 1D topological edge state in a domain wall36–44. In
terms of building compact valleytronic device, EF fil-
ter is more advantageous than GF filter as the electri-
cal output of an EF filter is intrinsically compatible with
its electric-based controlling knob for valley polarization.
This is in contrast to GF filter in which cascading mul-
tiple filters would require the formidable tasks of on-
chip electricity-to-magnetic or electricity-to-strain con-
versions to be tamed.
Albeit the practical usefulness of EF valley filter, only
a small subset of filters are capable of all-electric-control
due to the difficulty in breaking valley transport symme-
try solely via electrostatic field. Moreover, these filters
are severely plagued by stringent conditions such as the
need of high-precision structural control of nanostruc-
tures or ultra-low operating temperature to prevent bulk
current from flooding the subtle valley signal carried by
1D topological edge state43,44. Thus far, the search for
an easy-to-implement, all-electric-field-controlled valley
filter remains an ongoing challenge. Beyond valley fil-
ters, valley beam splitter, operating via an electron-optics
approach45, has been explored as an alternative building
block of valleytronics46.
In this work, we propose a class of all-electric-
controlled valley filtering based on the pseudospin-
assisted valley-contrasting quantum tunneling in quasi
two-dimensional system with merging Dirac cones
(2MDS) which can be created in a wide class of
systems including honeycomb lattice of cold atoms64,
graphene47,48, few-layer black phosphorus49–55, Weyl
semimetal56 and antimonene – single layer of antimony58.
The valley polarization is fully gate-controlled and is
robust against gate voltage fluctuation. By arrang-
ing two filters into valley valve, this pseudospin-assisted
filtering effect can produce a colossal valley-pseudo-
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FIG. 1. Concepts of all-electric-controlled valley filter. (a)
Band diagram of pseudospin-assisted valley-contrasting quan-
tum tunneling structure in a two-dimensional merging Dirac
cone system. The matching and mismatching of pseudospin
configuration between the incident and the scattering regions
allow the valley polarization of the transmitted current to
be all-electrically tuned. The iso-energy contours are shown
alongside with the pseudospin vectors of forward (towards-
right) propagating states. Backward (towards-left) propagat-
ing states are grayed-out. (b) Schematic drawing of a valley
filter based on a transistor setup.
magnetoresistance ratio of well over 10,000%. This colos-
sal ratio dwarves the tunneling magnetoresistance in con-
ventional magnetic tunnel junctions59 and the pseudo-
magnetoresistance in graphene-based pseudospin valve60,
and is on par with the colossal tunneling electroresis-
tance effect in state-of-art ferroelectric tunnel junctions61
. We further propose a concept of valleytronic logic gates
which encompasses all 16 types of two-input Boolean log-
ics.
More remarkably, the valley degree of freedom, which
manifests macroscopically in a (2+1) fashion – two val-
ley polarizations plus a null polarization state, can be
harnessed as a built-in ‘valley-pigeonhole’ for input infor-
mation storage. This offers a unique possibility of imple-
menting logically-reversible universal Boolean gate, a pre-
cursor of dissipationless classical reversible computer62,
in a valleytronic system. Our results reveal a concrete ar-
chitecture of valleytronic-based digital information pro-
cessing. The synergy of valleytronic and Boolean logic
may provide a viable new route towards reversible com-
putation which is ultimately required to minimize waste
heat generation in classical computer.
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FIG. 2. Reversibility and Boolean loop representations of
logic gates. The four vertices of the Boolean loop repre-
sents various (A,B) input configuration. Filled (emptied)
node denotes ‘1’ (‘0’) output. Letter ‘R’ emphasizes logical-
reversibility. (a) Traditional irreversible NAND. (b) Re-
versible CNOT. (c) Reversible NAND based on Toffoli gate
by holding C = 1. (d) Valleytronic-based reversible NAND.
A. Concept of pseudospin-assisted valley filter
The central operating mechanism of the valley filter
lies on the pseudospin-assisted valley-contrasting quan-
tum tunneling which effectively quenches the transport
of one valley when its pseudospin mismatches that of a
gate-controlled scattering region [Fig. 1]. In the follow-
ing, we shall use 2MDS in few-layer black phosphorus as
a model structure to illustrate the valley filtering effect.
It is proposed that the bandgap of two-dimensional black
phosphorus can be engineered via perpendicular electric
field, surface doping, pressure or laser irradiation49–55.
Bandgap tuning53, bandgap closure and band inversion49
of few-layer black phosphorus have been realized in re-
cent experiments. The band inversion regime offers a
particularly interesting platform for valleytronic applica-
tions due to the emergence of two well-separated Dirac
cones. In the low energy regime |εk| < ∆0 where ∆0 is
a bandgap parameter, the energy spectrum is composed
of two Dirac cones, denoted as D+ and D− valleys, with
opposite chirality – the pseudospin vector near the Dirac
point is locked to the quasiparticle wavevector, and its
winding configuration is opposite between the two valleys
[Fig. 1(a)]. For |εk| > ∆0, the two valleys merge into a
single Fermi surface. In this case, although the valleys are
no longer well-defined, the pseudospin of forward propa-
gating states still orientates in a fashion that resembles
the pseudospin chirality of D+ valley for εk > ∆0 and of
D− valley for εk < −∆0. This creates two well-separated
energy windows in which only electrons from a valley of
3matching chirality are favorably transported due to the
conservation of pseudospin57. In a device sense, such
unusual band topology can be harnessed to construct a
valley filter via a ‘source-channel-drain’ transistor setup
[Fig. 1(b)]. By gate-tuning the Fermi energy, εF , of the
channel between the windows of εF > ∆0, εF < −∆0
and |εF | < ∆0, the valley polarizations of the trans-
mitted electrical current can be switched between D+,
D− valleys, and null polarization, respectively. Apart
from being all-electric-controllable, the valley polariza-
tion remains remarkably stable over the semi-infinite en-
ergy windows of εF > ∆0 and εF < −∆0 which can be
particularly useful for device applications. The merging
transition of 2MDS in few-layer black phosphorus has
been experimentally demonstrated to occur with a siz-
able energy window of ≈ −200 meV49. Such wide energy
window may prove a suitable platform for the manipu-
lation of valley in 2MDS provided that the stability and
device-fabrication issues of few-layer black phosphorus
can be overcome.
B. Concept of reversible valleytronic gate
The presence of valley degree of freedom adds a new
dimension to the Boolean operation in terms of logical-
reversibility. The reversibility of Boolean logical opera-
tion is illustrated in Figs. 2(a)-(d) by using Boolean loop
– a graphical representation of Karnaugh map65 [see Fig.
1(c)] – in which the four vertices represent all 22 possi-
ble input configurations (the two inputs are represented
by (A,B) where A = 0, 1 and B = 0, 1) and the out-
put state is encoded as followed: empty and filled node
denote ‘0’ and ‘1’ output state, respectively. Traditional
Boolean gate, such as NAND gate [Fig. 2(a)], is logically-
irreversible due to the simultaneous presence of multiple
filled-nodes, i.e. the input is mapped into output via
a many-to-one fashion. As the outputs cannot be fully
unambiguously reversed back to their corresponding in-
put, part of the input information is inevitably lost. Such
logical-irreversibility has a profound practical implication
– the energy efficiency of Boolean-based computer is ul-
timately capped at the Landauer’s limit, an irreducible
waste heat generation of kBT ln 2 per bit of information
erased66.
One potential route to break Landauer’s limit is en-
visaged to be provided by reversible computation which
processes information reversibly62. Its precursor, univer-
sal logic gate, has been actively searched for since early
1970s’67–69. Controlled-NOT gate – an XOR gate sup-
plemented by an extra output bit identical to one of its
input – represents a classic reversible gate70. The sup-
plementary bit serves as an information pigeonhole to
hosts two distinct ‘colors’ [denoted by slashed nodes in
Fig. 2(b)] that can be used to fully remove the double-
ambiguity of XOR operation. Universal reversible gate,
such as Toffoli gate which provides reversible NAND op-
erations on (A,B) by holding ‘C’ input in ‘1’ state, re-
quires two supplementary bits to generate 22 distinct ‘col-
ors’ in order to fully remove the triple-ambiguity in the
output state. Thus, three out of the 22 ‘colors’ [denoted
by filled, slashed and crossed nodes in Fig. 2(c)] are re-
quired to simultaneously preserve both universality and
logical-reversibility of two-input Boolean gate.
In contrast, the valleytronic-based reversible logic gate
proposed in this work operates in a fundamentally dif-
ferent way. The output current produced by the val-
leytronic system is additionally dressed by (2+1) dis-
tinct ’valley-colors’, i.e. two possible states of valley po-
larizations plus a null polarization state. These built-
in ’valley-colors’ [denoted, respectively, by red, blue and
green nodes in Fig. 2(d)] can be readily utilized to es-
tablish one-to-one mapping between input and output
states of a NAND gate. Logical-reversibility and univer-
sality can thus be simultaneously achieved without the
need of adding supplementary bits. More importantly,
this allows the valleytronic-based reversible logic gate to
retain the simple two-input architecture of conventional
Boolean gate and is in stark contrast to the more com-
plicated three-input architecture of Toffoli and Fredkin
gates67,68.
II. MODEL
The merging transition of the two Dirac cones in 2MDS
can be modeled by an effective Hamiltonian proposed by
Montambaux et al47,
HˆK =
(
~2K2x
2m∗
+ ∆˜
)
σx + vFKyσy, (1)
where K = (Kx,Ky) is the wavevector, m
∗ is the effec-
tive mass along Kx-direction, vF is the Fermi velocity
along Ky-direction, σ = (σx, σy) is the Pauli pseudospin
matrix and ∆˜ is a bandgap parameter. For simplic-
ity, we transform Eq. (1) into a dimensionless form via
the following definitions: k ≡ K/k0 and Hˆk ≡ HˆK/ε0
where k0 = 2m
∗vF /~ and ε0 = 2m∗v2F are defined as
the characteristic wavevector and energy respectively.
The dimensionless Hamiltonian takes the form of Hˆk =(
k2x + ∆
)
σx + kyσy, where ∆ ≡ ∆˜/ε0. The energy dis-
persion is εk = s
√
(k2x + ∆)
2
+ k2y where s = ±1 denotes
conduction and valence band, respectively. Such disper-
sion exhibits a ‘semi-Dirac’ behavior, i.e. εk along kx-axis
and ky-axis exhibits non-relativistic parabolic and ultra-
relativistic linear dispersion, respectively71. The band
topology is crucially determined by the sign of ∆ [Fig.
3(a)]. For ∆ > 0, the system is a band insulator. The
bandgap gradually closes as ∆ → 0. Band inversion,
accompanied by the emergence of two Dirac cones sit-
uated along the kx-axis at k = (±
√|∆|, 0), occurs for
∆ < 0. In this case, the Fermi surface is made up of two
distinct Dirac pockets of opposite chirality in the low en-
ergy regime of |εk| < |∆| (see Appendix A). The Dirac
pockets merge into a single Fermi surface for |εk| > |∆|.
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FIG. 3. Band topology, pseudospin configuration and valley-
contrasting transport in merging Dirac cone system. (a)
Topological transition of the band structure for ∆ > 0, ∆ = 0;
and ∆ < 0. (b) Pseudospin texture for εk > 0 and for (c)
εk > 0. Forward and backward propagation is denoted by
solid and dashed contour lines, respectively. Blue and red
colors denote quasiparticle states with Sx < 0 and Sx > 0,
respectively. For (b) and (c), ∆ = −1 is used. The in-
nermost, intermediate and outermost contour lines represent
εk = (0.5, 1, 1.6) and εk = (−0.5,−1,−1.6), respectively in
(b) and (c). (d) Diagram of 〈ψk′,s′ |ψk,s′〉 for s = +1 (left and
right bars corresponds to D′ = ±1). Empty region denotes
〈ψk′,s′ |ψk,s′〉 = 0. Filled and horizontally-striped region de-
note 〈ψk′,s′ |ψk,s′〉 = 1 with D′ = ±1, respectively.
We now focus on the x-directional transport with
∆ < 0 where the electron transport exhibits dramatic
valley filtering effect. In the presence of a scattering
potential U(x), kx is replaced by kx → −i∂/∂x. The
eigenstate can be solved from the Schro¨dinger equation,
Hˆkψ = εkψ, to yield an eigenstate of ψ(λη)(εk, ky) =
[1,
(
λ
√
ε2k − k2y + iky
)
/εk]
T eik
(λη)
x x, where T denotes
transpose, k
(λη)
x = λ
√
η
(
ε2k − k2y
)1/2 −∆, λ = ±1 and
η = ±1 label the four eigenstates. Figs. 3(b) and
(c) illustrate the pseudospin texture, given by S =
(Sx, Sy) = ψ
(λη)†σψ(λη), along several iso-energy con-
tours with εk > 0 and εk < 0, respectively. Two un-
usual features are observed. First, the Sy-component,
Sy = ky/εk, is identical between the two valleys while
the Sx-component, Sx = (k
(λη)2
x + ∆)/εk is strongly kx-
dependent which leads to valley-contrasting transport
occurs along the x-direction. Second, the two valleys
exhibit opposite pseudospin winding configurations and
their forward propagating states carries Sx > 0 and
Sx < 0, respectively, for D+ and D− valleys [denoted
by red and blue arrows in Figs. 3(b) and (c)]. More im-
portantly, once the two Dirac pockets merge into a single
Fermi surface when |εk| > |∆|, the forward propagation
becomes dominated by Sx > 0 for εk > |∆| and Sx < 0
for εk < − |∆|. Thus, the transmission of D− and D+
valley states becomes strongly preferred within the semi-
infinite energy windows of εk > |∆| and εk < − |∆|,
respectively.
This valley contrasting transport can be further il-
lustrated via an 1D scattering model (i.e. ky = 0) in
which an initial state, |ψk,s〉, is scattered into a final
state, |ψk′,s′〉, by a pseudospin non-flipping potential Vˆ ,
as characterized by 〈ψk′,s′ |Vˆ |ψk,s〉 = V 〈ψk′,s′ |ψk,s〉 with
k′ 6= k and V is a k-independent potential strength.
The transition amplitude can be obtained as 〈ψk′ |ψk〉 =
(1 + ss′DD′)/2 where D = sign(k2x + ∆) and D′ =
sign(k
′2
x + ∆) represent the valleys of |ψk,s〉 and |ψk′,s′〉,
respectively. Note that the valleys are labeled by D and
D′ as followed. For (s, s′) = +1, the D± valley is rep-
resented by (D,D′) = ±1. For (s, s′) = −1, the D∓
valley is represented by (D,D′) = ±1. For simplicity,
we only consider an initial state with s = 1. For a fi-
nal state with εk′ < |∆|, D′ can be either ±1 due to
the presence of two distinct Dirac branches. In this case,
〈ψk′ |ψk〉 = 1 occurs when the condition, s′DD′ = 1, is
fulfilled. Such condition can be translated as followed:
the scattering of |ψk,s〉 into |ψk′,s′〉 is allowed either via
intraband (s′ = +1, D = D′) or via interband (s′ = −1,
D = −D′) pathway for any valley index (i.e. D ± 1)
of the initial state. This corresponds to an ‘all-pass’ sce-
nario where both valleys can simultaneously exhibit unity
transition amplitude. In contrast, for a final state with
εk′ > |∆|, the convergence of two Dirac branches leads
to the only possibility of D′ = +1. This results in a more
stringent condition of s′D = 1 for 〈ψk′,s′ |ψk,s〉 = 1 that
corresponds to an exclusively one-valley scattering pro-
cess of either D = +1 via intraband (s′ = 1) pathway or
D = −1 via interband (s′ = −1) pathway. Various possi-
bility of 〈ψk′,s′ |ψk,s′〉 is summarized in Fig. 3(d). Here,
the quasiparticle scattering can be valley-selectively con-
trolled by switching the final state band index, s′. This
valley-selective scattering effect forms the central oper-
ating mechanism of the valleytronic devices proposed in
this work.
III. VALLEYTRONIC TRIO: FILTER, VALVE
AND REVERSIBLE LOGIC GATE
In this section, we show that the highly non-trivial
band topology and the pseudospin texture in 2MDS can
be harnessed to create a trio of all-electric valleytronic
devices: valley filter, valve and reversible logic gate
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− . Valley-polarized conductance in (g) D+ and (g) D− channel.
Blue, green and red curves correspond to εF / |∆| = (0.1, 0.2, 0.5), respectively. (h) Valley polarization efficiency, η. ∆ = −0.1
and d = 75 are used.
(see Appendices B and C for details of device mod-
eling). In the following, the device modeling is per-
formed using band structure parameters of few-layer
black phosphorus with merging Dirac cones calculated
from first-principle by Baik et al50, i.e. ε0 ≈ 1.3 eV
and k0 ≈ 1.1 nm−172. We model the valleytronic de-
vices using a Landauer’s ballistic transport formalism73
for 2D nanostructures. The ballistic transport picture
has been widely used in the modeling of valley filtering
effect in nanostructures1,17–30,32,35. In realistic device,
the inevitable presence of impurities, defects and many-
body effects can quantitatively change the results, but
the valley filtering effect shall qualitatively remain ro-
bust as recently demonstrated for the case of strained
graphene31.
A. Chiral valley filtering effect
As a proof-of-concept, we first demonstrate the
pseudospin-assisted valley-selective quantum tunneling,
with band diagram shown in Fig. 4(a), by calculating
the same-valley transmission probability T
(±)
± as a func-
tion of incident energy, εk, and gate voltage, Vg [Figs.
4(b)-(c)]. The D → D′ transmission probabilities is de-
noted as T
(D)
D′ where D,D′ = ±1 represents different val-
ley states. The inter-valley scattering effect is intrinsi-
cally included in this model. Its scattering probabilities,
T
(±)
∓ , is strongly suppressed and remains negligibly small
for all Vg (see Appendix B). For intra-valley scattering,
T
(±)
± , a potential barrier (Vg > 0) is nearly opaque for
D+ electrons [Fig. 4(b)] but highly transparent for D−
electrons [Fig. 4(c)]. In contrary, the valley-preference
of a potential well (Vg < 0) behaves in an opposite fash-
ion – transmission of electrons in D+ valley is preferred
[Fig. 4(d)] while that of D− valley is strongly suppressed
[Fig. 4(e)]. This valley-selective transport is a direct con-
sequence of the matching and mismatching of the pseu-
dospin configurations as discussed above [Fig. 1(a)] and
immediately suggests that the proposed device can be
operated as a gate-tunable valley filter.
Macroscopically, such valley-selective quantum tunnel-
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ing effect manifests in the transport measurement by ex-
hibiting valley-polarized electrical conductance. To il-
lustrate this, we separate the contribution from D± val-
leys by defining a valley-dependent electrical conductance
as G±(εF , Vg) = G0
∑
D′=±
∫
dkyT
(D′)
± (ky, εF , Vg) where
εF is the Fermi level of the sample, G0 ≡ Wg0k0/2pi,
g0 ≡ 4e2/h and W is the sample width. The Vg-
dependence of G± is shown in Figs. 4(f) and (g). Apart
from the expected conductance oscillations due to Fabry-
Pe´rot interference, it can be seen that G± dominates well
separated regime of Vg. For Vg < 0 and Vg > 0, electrical
conduction occurs almost exclusively via G+ and G−, re-
spectively, thus demonstrating a gate-tunable valley po-
larization of the electrical current. Only at the vicinity
of Vg = 0, G+ and G− mixes due to the presence of both
D± transmission pathway. The sharp dip of G± when
Vg ≈ εF corresponds to the case when εF is situated at
the Dirac point which has a vanishing density of states.
The valley filtering effect can be characterized by the
valley polarization efficiency,
η(εF , Vg) =
G+(εF , Vg)−G−(εF , Vg)
G+(εF , Vg) +G−(εF , Vg)
, (2)
which exhibits two remarkable behaviors [Fig. 4(h)].
First, high degree of valley polarization persists over
a semi-infinite Vg-window, indicating high robustness
against noise fluctuations of Vg. Second, the val-
ley polarization can be switched ‘off’ into a stable
null-polarization state by setting the gate voltage to
− (|∆| − εF ) . Vg . (|∆|+ εF ). Together with the
two D± polarization states, this forms (2+1) stable val-
ley states which can be used to implement universal re-
versible Boolean logics as shown below.
B. Valley valve and colossal
valley-pseudo-magnetoresistance
We now propose a valley valve capable of performing
current on-off switching. The valley valve is composed
of two gates, VG1 and VG2, that serve as the functional
core of the valve, and a third ‘selector’ gate Vs which, in
analogous to the role of ‘analyzer’ in a optical polarizer-
analyzer system, switches the valley valve into D+ and
D− mode by providing an additional stage of filtering
[Fig. 5(a)].
The tuning of VG1 and VG2 creates four quadrants of
parallel and anti-parallel configurations as denoted by
Q1 to Q4 in Fig. 5(b). The D+ and D− conduc-
tion dominates Q3 and Q1, respectively, and the cur-
rent can be switched off by operating the valve in Q2
and Q4. Figs. 5(c)-(e) shows the numerical results of
G±(εF , VG1, VG2) and the corresponding η. The conduc-
tances exhibit Fabry-Pe´rot oscillations due to interfer-
ence of wavefunction. The G+ and G− plateaus occurs
in a semi-infinite regimes defined by Vg1,g2 < (|∆|+ εF )
and VG1,G2 > −(|∆|−εF ), respectively. The intersections
of G+ and G− plateaus forms a central null-polarization
‘square’ (i.e. η ≈ 0) as bounded by −(|∆| − εF ) <
VG1,G2 < (|∆| + εF ). A valley valve operating in D+
mode can be obtained by switching VG2 between Q2Q3
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gates.
while fixing VG1 at a negative value, or by switching VG1
between Q3Q4 while fixing VG2 at a negative value.
Similarly, a D− mode valley valve can be obtained via
the switching of VG1 (VG2) with Q1Q2 while fixing VG2
at a positive value, or equivalently via the switching of
VG2 with Q1Q4 while fixing VG1 at a positive value. In
Figs 5(d) and (e), the D− and D+ conduction blocks is
selectively suppressed by setting Vs = −0.2 and Vs = 0.2,
respectively. This switches the valley valve into an ex-
clusively D+ or D− modes.
The valley valve can be characterized by a tunneling
valley-pseudo-magnetoresistance (VPMR) ratio, analo-
gous to the tunneling magnetoresistance (TMR) in mag-
netic tunnel junction, which is defined as
VPMR =
G¯Ptotal − G¯APtotal
G¯Ptotal
, (3)
where G¯Ptotal and G¯
AP
total represents the total conductance
averaged over a range of VG1,2 in parallel and anti-parallel
configuration. The VPMR for D− conductance block
on/off switching, i.e. Q1Q2, that of the D+ conduc-
tance block, i.e. Q3Q2, is shown in Fig. 5(f) with Vs =
0. For εF → |∆|, the VPMR of Q3Q2 gradually stabi-
lizes at ∼ 400% while the VPMR of Q1Q2 is severely
degraded due to the disappearance of D− conductance
block when the two Dirac cones merge. Remarkably, the
VPMR exhibits a colossal value of well over 10, 000%
at small εF . This value greatly exceeds the pseudo-
magnetoresistance (PMR) of ∼ 100% in graphene-based
pseudospin valve60 and TMR ∼ 1, 000% in traditional
magnetic tunnel junction59, and is on par with state-
of-art tunneling electroresistance (TER) of up to TER ∼
10, 000% in ferroelectric tunnel junctions61. This colossal
VPMR originates from the pseudospin-assisted tunneling
described above, which effectively quenches the conduc-
tion current when there is a mismatch of pseudospin.
C. Universal reversible valleytronic logic gate
We now show that the existence of D± blocks and the
central null-polarization square in the conductance spec-
trum in Figs. 5(c)-(e) allows the valley valve device to
be operated as a two-input Boolean combinational logic
gate. We first translate this conductance spectrum into
a simplified valley-transport phase diagram (VPD) [Figs.
6(a)-(c)]. In Fig. 6(a), selector voltage is set to Vs = 0,
i.e. both D± channels are opened. In this case, both
the D+ (red) and the D− (blue) blocks of conductance
plateau are presence and their intersection forms a cen-
tral green block of null-polarization. The VPDs in Figs.
6(b) and (c), corresponds the case of D+ and D− modes
by, respectively, setting Vs = −0.2 and Vs = 0.2.
To demonstrate the logical operation of the proposed
valleytronic gate, we employ a graphical Boolean loop
analysis based on the Karnaugh’s map approach65. Such
method provides a simplified tool as it directly maps ab-
stract Boolean logical operations onto the conductance
8spectrum of a physical system. For example, NOT can
be represented by a one-dimensional Boolean line where
the node at its two edges represents the two input state of
‘0’ and ‘1’, whereas the output state is denoted by empty
and filled node for ‘0’ and ‘1’ output state, respectively,
i.e.
(0) (1)
NOT
, (4)
which can be located at the lower quadrant of VPDs in
Fig. 6(a). The physical implementation of NOT can be
determined as followed: the Boolean line is horizontally
aligned along a constant level of negative VG2 and the
switching of VG1 from zero to positive value changes the
conductance from D+ block to ‘OFF’ state. Correspond-
ingly, by fixing gate G2 at a negative reference voltage
and feeding the input signal into gate G1, NOT operation
is obtained [see Fig. 6(d)].
We now employ this graphical method to extract the
permissible two-input Boolean operations, represented by
Boolean loops, from the VPDs. We use the designation
of ‘Class-X ’ to catalog all 16-types of Boolean logical
operations where X = 0, 1, 2, 3, 4 denotes the number of
filled nodes in the Boolean loop. We first define Class-0
and Class-4 logic where the four nodes at the vertices
are either all empty or all filled. This corresponds to the
trivial operations of ‘always-ON’ and ‘always-OFF’,
(0,0)
(0,1) (1,1)
(1,0)
Always-OFF
,
Always-ON
, (5)
which can be implemented by drawing a Boolean loop
lying completely outside and inside the D± conductance
blocks, respectively. Note that the input address, (A,B),
is explicitly marked in the ‘always-OFF’ Boolean loop
and is omitted in the following discussion for simplicity.
Class-1 logics, in which the Boolean loop contains only
one filled-node, can be implemented via the large Boolean
loops shown in the VPDs of D+ [Fig. 6(b)] and D− [Fig.
6(c)] mode:
NOR

IMPLY

AND

C-IMPLY
, (6a)
AND

IMPLY

NOR

C-IMPLY
, (6b)
Importantly, the universal NOR gate falls into this class
and can be implemented in D+ mode. Moreover, the ex-
otic implication-type operations, such as the negations of
implication (N-IMPLY) and of converse-implication (NC-
IMPLY) can also be obtained via circular permutations
of the Boolean loop in VG1-VG2-space [denoted by ‘’ in
Eq. (6)] and can be physically implemented by properly
inverting and/or combining reference voltages with the
voltage signals [see Figs. 6(d)-(f) for examples].
The smaller Boolean loops shown in Figs. 6(b) and (c)
represent Class-2A logics of two consecutive filled nodes:
NOT-A

B

A

NOT-B
(7a)
A

NOT-B

NOT-A

B
, (7b)
which are rather trivial logical operations. Class-2B log-
ics, in which the two filled nodes are separated, provides
more useful operations of XOR and XNOR. This class
is obtainable from the larger Boolean loop shown in Fig.
6(a):
XNOR

XOR
(8)
Interestingly, the two logical ‘ON’ output states are con-
tains opposite valley polarizations as denoted by blue and
red nodes. Such valley-color labeling manifests in a more
remarkable way for Class-3 logics where three nodes are
filled. This class is represented in the smaller Boolean
loop in Fig. 6(a), i.e.
C-IMPLY
R 
NAND
R 
IMPLY
R 
OR
R . (9)
Eq. (4)-(9) demonstrate that the valleytronic logic gates
proposed here are capable of hosting all 16 types of two-
input Boolean combinational logics. The Class 3 logics in
Eq. (9) includes exotic implication (IMPLY), converse-
implication (C-IMPLY) operations and the conventional
OR and NAND. NAND can be obtained via one circu-
lar permutation, i.e. by inverting one input and subse-
quently referencing it with a negative reference voltage as
shown in Fig. 6(e). For OR gate, three circular permuta-
tions are required, which correspond to inverting the first
input and referencing the second input with a negative
voltage [Fig. 6(f)].
Class-3 logics are logically-reversible as each of the
three filled-nodes is unambiguously labeled by (2+1) val-
ley polarization states. By reading out the valley polar-
ization, any output can be unambiguously reverted back
to their corresponding initial input. More remarkably,
this reversible class of logics includes the all-important
universal NAND gate. This reveals a remarkable poten-
tial of the valleytronic logical gate proposed here as a
building block of classical reversible computer.
A general scheme of valleytronic-based reversible
Boolean circuits is illustrated in Fig. 7(a). The three
inputs, (A, B, C), are computed reversibly into a final
output X2 in this example. A direct current, I0, is fed
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FIG. 7. Examples of valleytronic-based reversible Boolean
circuit. (a) General scheme of a valleytronic-based reversible
circuit. Three inputs, (A, B, C), are operated by two gates
to yield a final current output, X2. The input states can be
unambiguously recovered via the two valley polarizations, V1
and V2. (b) Reversible half-adder and (c) reversible full-adder
with their truth table. Ambiguous operations are emphasized
by dashed boxes. In these devices, the logical-reversibility is
established via the valley colors, V .
into each of the two-input valley gates and is modulated
by the two inputs to yield an output current of a partic-
ular state of valley polarization. For ‘valley gate #1’, A
and B yield an intermediate output current, X1, of valley
polarization V1. X1 is subsequently cascaded into ‘valley
gate #2’, and its combination with the third inputC pro-
duces the final output current, X2, of valley polarization,
V2. For a given X2, the initial input states can be unam-
biguously recovered from the V1 and V2. Based on this
general scheme, reversible half-adder (R-HA) can be im-
plemented as shown in Fig. 7(b). From its truth table, it
can be seen that the output state of ‘1’ that corresponds
to ambiguous input states of (A,B) = {(1, 0), (0, 1)} can
be uniquely distinguishable from the valley polarization
of the output [represented by V in the truth table of Fig.
7(b)]. Two units of R-HA can be cascaded into a re-
versible full-adder (R-FA) [Fig. 7(c)]. In this case, the
input states of (CIN, A,B) = {(1, 0, 0), (0, 1, 0), (0, 0, 1)}
can be unambiguously distinguished via the valley polar-
ization, V , of the intermediate C output.
It should be emphasized that the valleytronic-based
reversible circuit is fundamentally different from that of
the traditional approach. Traditional reversible gates,
such as Fredkin and Tofolli, achieve logical-reversibility
via multiple supplementary bits67,68 which inevitably in-
troduce ancilla inputs and garbage outputs – bits unre-
lated to computation results and are only required for
logical-reversibility – into the circuits. In contrast, the
reversible valleytronic logic gates proposed here harnesses
the built-in valley degree of freedom for information stor-
age. Extraction of information encoded in the valley is
performed via an on-demand fashion, i.e. valley polar-
ization is read-only only when it is absolutely needed for
logical reversibility. More importantly, the valleytronic
reversible gate retains the conventional two-input format
without involving any ancilla inputs. Thus, the combi-
nation of (i) reduced garbage outputs; (ii) complete ab-
sence of ancilla inputs; and (iii) the retaining of conven-
tional two-input format suggests that the valleytronic-
approach for reversible computation can potentially be
more advantageous than the traditional approach. We
further note that although logical-reversibility can break
the Landauer’s limit, it does not warrant the full elim-
ination of energy dissipation. Energy dissipation in a
reversible computer shall remain finite due to the in-
evitable physical-irreversibility of electronic devices and
circuits74,75. Finally, we remark that it remains a tech-
nological challenge to fabricate the proposed valleytronic
devices at current stage. The search for an ideal merging
Dirac cone condensed matter system shall form an on-
going task before the full potential of valleytronic-based
logic gate architecture proposed here can be tapped.
IV. CONCLUSION
In summary, we study the pseudospin-assisted valley-
contrasting quantum tunneling in 2MDS and show that
such effect can be harnessed to create valley filter, valve
and logic gate. These valleytronic devices exhibit multi-
ple unusual characteristics including: (i) all-electric con-
trollable; (ii) stable valley polarization that persists over
semi-infinite gate voltage windows; (iii) colossal VPMR
effect of well over 10,000%; (iv) flexibility to be permuted
into any two-input Boolean gates; and (v) capable of
performing reversible Boolean classical computation with
reduced garbage and total absence of ancilla bits. The
union of valley degree of freedom and digital computing
offers an exciting solid state platform for valleytronic-
based information processing and for reversible comput-
ing which is ultimately required to lower hardware power
consumption beyond the bound of Landauer’s limit76. As
logical-reversibility is a prerequisite for quantum gate77,
we anticipate the universal reversible valleytronic logic
gates proposed here to play a role in quantum78 and
quantum-classical hybrid computers79.
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Appendix A: Chirality of the merging Dirac cones
In this section, we show that the two Dirac split cones
predicted by the universal Hamiltonian [Eq. (1) of main
text] for ∆ < 0 contains opposite chirality. We first ex-
pand the Hamiltonian around the two Dirac points, i.e.
k→ k˜ where k˜ = (D√|∆|+ δkx, δky), δk ≡ (δkx, δky) is
a small shift of wavevector and D = ±1 denotes the two
Dirac cones. By keeping terms first order in (δkx, δky),
the dimensionless Hamiltonian becomes can be decoupled
for each of the Dirac cone, i.e.
Hˆ(D)δk =
(
0 D√|∆|δkx − iδky
D√|∆|δkx + iδky 0
)
(A1)
which coincides with the gapless Dirac Hamiltonian of
graphene except that the ‘Fermi velocity’ is anisotropic
between δkx and δky directions. The chirality op-
erators can be defined as χˆD =
(
~KD/
∣∣∣~KD∣∣∣) · σˆ
where ~KD ≡ (D
√|∆|δkx, δky) is an ‘anisotropic
wavevector’. By defining a phase factor as φδk ≡
tan−1
(
δky/
√|∆|δkx), the eigen-energy and eigenstate
can be solved, respectively, as εδk,s = s
∣∣∣~KD∣∣∣ and
|ψδk,D〉 =
(
1, seiDφδk
)T
eiδk·r where r ≡ (x, y) and s =
±1 is the band index. χˆD commutes with Hˆ(D)δk and fol-
lows the eigenvalue equation: χˆD |ψδk,D〉 = χD |ψδk,D〉,
where the chirality eigenvalue is χD = sD. This demon-
strate that χD has opposite sign between D = ±1 valleys.
Appendix B: Derivation of tunneling conductance of
chiral valley filter
We consider quantum tunneling across a 1D square
potential along the x-direction:
U(x) = Vg [Θ (x)−Θ (x− d)] (B1)
where Vg ≡ eVg/ε0 is a dimensionless potential bar-
rier/well height determined by the gate voltage Vg and
d = k0d0 is the dimensionless width parameter that cor-
responds to the barrier width, d0. By replacing kx →
−i∂/∂x, the Schro¨dinger can be written explicitly as(
0 − ∂2∂x2 + ∆− iky
− ∂2∂x2 + ∆ + iky
)
ψ(x) = (εk − U(x))ψ(x)
(B2)
!"
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FIG. 8. Energy dispersion of merging Dirac cone system at
ky = 0. The (λ, η) index of various branches are marked.
The arrows denote the direction of the group velocity, v
(λη)
x .
Electron-like (v
(λη)
x parallel with kx) and hole-like (v
(λη)
x anti-
parallel with kx) quasiparticles are denoted by green and yel-
low circles, respectively.
which can be decoupled as(
∂4
∂x4
− 2∆2 ∂
2
∂x2
)
φA,B =
(
(εk − U(x))2 − k2y −∆2
)
φA,B
(B3)
where the ψ(x) = (φA, φB)
T is the pseudospinor waveve-
function. The solutions of the first pseudospinor-
component with U(x) = 0 can be solved as φ
(λη)
A =
exp
(
ik
(λη)
x x
)
where λ = ±1, η = ±1,
k(λη)x = λ
√
η
(
ε2k − k2y
)1/2 −∆, (B4)
and the energy eigenvalue is given as
εk = ±
√(
k
(λη)2
x + ∆
)2
+ k2y (B5)
For ∆ < 0 and (ε2k − k2y) < |∆|, all eigenstates are
propagating states with purely real kx. The correspond-
ing group velocity is given as v
(λη)
x = ∂εk/∂k
(λη)
x =
λη
(
ε2k − k2y
)1/2
/εk By comparing v
(λη)
x with k
(λη)
x , the
eigenstate can be determined as electron(hole)-like if
the product (λη/εk) has the same (opposite) sign as λ
which signifies group velocity being (anti)-parallel with
the wavevector. The group velocity and the electron/hole
nature of the (λ, η) branches are shown in Fig. 8. This
corresponds to the low energy regime in which the en-
ergy dispersion splits into two distinct Dirac cones. For
(ε2k − k2y) > |∆|, the two branches of η = −1 merge and
the corresponding eigenstate become evanescent due to
the merging of Dirac cones.
The second pseudospinor-component can be solved as
φ
(λη)
B =
η
√
ε2k − k2y + iky
εk
eik
(λη)
x x. (B6)
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Correspondingly, the normalized eigenstate outside the
barrier and that inside the barrier are given, respectively,
as
ψ(λη)(x) =
1√
2
(
1
η
√
ε2k−k2y+iky
εk
)
eik
(λη)
x x (B7a)
ψ˜(λη)(x) =
1√
2
(
1
η
√
ε2k−k2y+iky
εk−Vg
)
eiq
(λη)
x x (B7b)
where qληx = λ
√
η
[
(εk − U0)2 − k2y
]1/2
−∆. The pseu-
dospin vector, S = (Sx, Sy), can be determined as
S = ψ(λη)†σψ(λη) =
(
k2x + ∆
εk
,
ky
εk
)
. (B8)
In Fig. 10, the x- and y-components of the pseudospin
is plotted with ∆ = −1. At the vicinity of the Dirac
points k = (±√|∆|, 0), Sx and Sy behaves in a contrast-
ing way. The Sy-component is identical for both valleys
while the Sx-component exhibits a sign change between
the two valleys. Thus, D+ and D− valleys are indis-
tinguishable for ky-directional transport while a strong
valley-contrast manifests in the kx-directional transport
and the two valleys have opposite chirality.
The total wavefunctions in Region I, II and III are
given as
ΨI(x) = ψ
(DD)(x) +
∑
η=±
r
(η)
D ψ
(−ηη)(x) (B9a)
ΨII(x) =
∑
η=±
a(−ηη)ψ˜(−ηη)(x) + b(ηη)ψ˜(ηη)(x), (B9b)
k
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FIG. 9. Pseudospin texture of a merging Dirac cone system.
(a) and (b) shows, respectively the x-component pseudospin
and y-component pseudospin textures of a merging Dirac cone
system for εk < 0. (c) and (d), same as (a) and (b) but for
εk > 0.
ΨIII(x) =
∑
η=±
t
(η)
D ψ
(ηη)(x) (B9c)
where t
(D′)
D and r
(D′)
D is the transmission and reflection,
respectively. The index D,D′ = ±1 denotes the two val-
leys. The transmission and reflection coefficients can be
solved by matching ΨI, ΨII and ΨIII at the boundaries
of x = 0 and x = d via
ΨI(x = 0) = ΨII(x = 0) (B10a)
ΨII(x = d) = ΨIII(x = d) (B10b)
and
dΨI(x)
dx
∣∣∣∣
x=0
=
dΨII(x)
dx
∣∣∣∣
x=0
(B11a)
dΨII(x)
dx
∣∣∣∣
x=d
=
dΨIII(x)
dx
∣∣∣∣
x=d
(B11b)
The forms a system of equation given as
(
K˜(0) −Q˜(0) −Q(0) O4×2
O4×2 −Q˜(d) −Q(d) K(d)
)
R(D)
A(D)
B(D)
T(D)
 = (−K(D)0)O4×1
)
(B12)
where OM×N is a M ×N zero matrix, the 4× 2 matrices, K, K˜, Q and Q˜, are defined as
K(x) ≡
(
ψ(++)(x) ψ(−−)(x)
k
(++)
x ψ(++)(x) k
(−−)
x ψ(−−)(x)
)
, K˜(x) ≡
(
ψ(−+)(x) ψ(+−)(x)
k
(−+)
x ψ(−+)(x) k
(+−)
x ψ(+−)(x)
)
, (B13a)
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Q(x) ≡
(
ψ˜(−+)(x) ˜ψ(+−)(x)
q
(−+)
x ψ˜(−+)(x) q
(+−)
x ψ˜(+−)(x)
)
, Q˜(x) ≡
(
ψ˜(++)(x) ψ˜(−−)(x)
q
(++)
x ψ˜(++)(x) q
(−−)
x ψ˜(−−)(x)
)
. (B13b)
and K(D)(x) ≡
(
ψ(DD)(x), k(DD))x ψ(DD)(x)
)T
with D = ±1 indicates the valley index of the incident electron. The
transport coefficients are compactly contained in
R(D) =
(
r
(D)
D
r
(D)
−D
)
, T(D) =
(
t
(D)
D
t
(D)
−D
)
, A(D) =
(
a
(D)
D
a
(D)
−D
)
, B(D) =
(
b
(D)
D
b
(D)
−D
)
(B14)
Finally, the probability current conservation can be writ-
ten as
1 =
∑
D′=±
(
−v
(−D′D′)
x
v
(DD)
x
∣∣∣r(D)D′ ∣∣∣2 + v(D′D′)x
v
(DD)
x
∣∣∣t(D)D′ ∣∣∣2
)
(B15)
where the velocity expectation value is defined as
v(uu
′)
x ≡ ψ(uu
′)† ∂Hˆk
∂kx
ψ(uu
′) (B16)
The reflection and tunneling probabilities can then be
solved as
R
(D)
D′ = −
v
(−D′D′)
x
v
(DD)
x
∣∣∣r(D)D′ ∣∣∣2 , T (D)D′ = v(D′D′)x
v
(DD)
x
∣∣∣t(D)D′ ∣∣∣2
(B17)
The D-polarized ballistic tunneling current, under bias
voltage VB , is given as
J (D)(VB , T ) = 4eε0k0
(2pi)2~
∫
dkxdky
(
∂εk
∂kx
)
× T (ky, εk, Vg)f(εk, T ) (B18)
where f(εk, T ) is the Fermi-Dirac distribution function.
At low temperature and small bias voltage, f(εk, T ) →
(eV/ε0) δ(εk − εF ). The ballistic conductance, G(D) =
J (D)/VB , becomes
G(D)(εF , Vg) = G0
∫
dkyT (ky, εF , Vg) (B19)
where G0 ≡Wg0k0/2pi and g0 ≡ 4e2/h.
Before closing this section, we briefly discuss the inter-
valley scattering probabilities, T
(±)
∓ , which follows the
following symmetry
T
(±)
∓ (εk, Vg) = T
(∓)
± (εk, Vg) (B20)
The numerical results of T
(±)
∓ is shown in Fig. 9. It can
be seen that due to the mismatching of pseudospin, inter-
valley scattering is negligibly small and is only slightly
raised at large |ky| due to the presence of a narrow ‘strip’
of forward propagation branch at large |ky| that matches
the chirality of opposing valleys [see pseudospin winding
configuration in Figs. 3(b) and (c)].
Appendix C: Modeling of tunneling conductance in
a valley valve
The chiral valley valve is modeled using the following
potential profile [see Fig. 10 for the tunneling structure]:
U(x) =

VG1 , 0 < x < d1
VG2 , d2 < x < d3
Vs , d4 < x < d5
0 , otherwise
(C1)
where VG1,2 ≡ eVG1,2/ε represents the dimensionless
form of the first and second gate voltage, VG1,2, and
Vs ≡ eVs/ε0 represents the that of the selector voltage,
Vs. The barrier widths corresponds to these gates are
d1, (d3 − d2) and (d5 − d4), respectively. Similarly, the
transport coefficients can be derived by matching the
wavefunctions at each boundary, i.e. x = 0, di (where
i = 1, 2, 4, 5) via Eqs. (B10) and (B11). This leads to a
system of 24 equations which are numerically solved to
obtain the transmission coefficients. The corresponding
transport probabilities and valley-polarized conductance
are calculated via Eqs. (B17) and (B19), respectively.
ε
k
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ky
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FIG. 10. Inter-valley transmission probabilities, T
(±)
∓ , plotted
with (a) Vg = 0.2 and (b) Vg = −0.2 (d = 75, ∆ = 0.1). Note
that T
(±)
∓ = T
(∓)
± .
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FIG. 11. Tunneling band diagram of valley valve device.
Appendix D: Switching characteristics of
valleytronic-based NOT-gate
As a proof-of-concept, we explicitly show the
conductance-voltage characteristics of a valleytronic-
based NOT-gate in Fig. 11. The total conductance
as a function of input voltage, VIN, is calculated as
Gtotal(VIN) = G+(VIN) +G−(VIN) and the VG2 = −0.2 is
a fixed reference voltage. The input signal is fed into the
gate via VIN. For VIN ≤ 0, the output total conductance
is switched into a stable oscillation between Gtotal(VIN ≤
0) ≈ 0.007G0 and Gtotal(VIN ≤ 0) ≈ 0.009G0 while for
VIN ≥ 0.15 the output conductance is switched off with
Gtotal in the order of Gtotal(VIN ≥ 0.15) ≈ 10−6G0. This
suggests that the implementation of NOT requires a min-
imum high/low input voltage difference of ∆VIN ≈ 0.15,
which corresponds to a well-achievable value of approx-
imately 150 meV. The switching time delay can be ob-
tained via a full simulation that takes into account detail
device geometry, and is beyond the scope of this work.
−0.4 −0.3 −0.2 −0.1 0 0.1 0.2 0.3 0.4
0
0.002
0.004
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NOT
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VG2 < 0
G1 G2
OFF
OFF
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G
2
0
0
D-
D+
N
FIG. 12. Conductance-voltage characteristic of NOT-gate
with a fixed VG2 = 0.2. Insets show the Boolean line of NOT
operation in the VPD with Vs = 0, and the gate configura-
tions.
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